Linear Regulator IP, Output: 3.3V/150mA, UMC 0.11um HS/FSG process
Overview
Input 4.5V-5.5V, 3.3V/150mA Output Regulator, UMC 0.11um HS/FSG Logic process.
Technical Specifications
Foundry, Node
UMC 110nm HS/FSG
UMC
Pre-Silicon:
110nm
Related IPs
- Linear Low-Dropout Regulator (Output Voltage 0.9V)
- Linear Low-Dropout Regulator (Output Voltage 0.6V)
- Linear Voltage Regulator - High Input Voltage (30V), Output Load up to 5mA
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)