Inverter based delay chain, 10ns
Overview
Inverter based delay chain, 10ns
Technical Specifications
Short description
Inverter based delay chain, 10ns
Vendor
Vendor Name
Foundry, Node
TSMC 180nm
Maturity
Silicon Verified
TSMC
Pre-Silicon:
180nm
,
180nm
E
,
180nm
ELL
,
180nm
FG
,
180nm
G
,
180nm
LP
,
180nm
LV
,
180nm
ULL
Related IPs
- Inverter based delay chain, 5ns
- Rising edge delay cell for control circuits, 10ns - TSMC 180nm
- 10ns rising edge delay circuit, RC-based, trimmable
- FIFO based CAN Controller
- DDR DLL IP, 100MHz - 400MHz, Output: 25% Delay, UMC 0.13um HS/FSG process
- Negative Differential Resistance based (NDR-based) RAM Cell