The Mentor Graphics?parallel ATA host interface core provides an efficient and easy-to-use interface to IDE and ATAPI devices. The core implements programmable I/O, multi-word direct memory access (DMA), and Ultra ATA-33, -66, -100, and -133 modes of operation and supports up to two devices. The core interface to the SoC provides PIO access and DMA capability to optimize data transfers to and from the IDE devices. Two sets of timing registers, and two
addressing windows are provided - one for the primary IDE interface and one for the secondary. This core is compatible with ATA-4 with Ultra ATA-33, -66, -100, and -133 extensions. However, single-word DMA is not supported.
Host Controller without Integrated DMA
Overview
Key Features
- Programmable I/O modes: 0, 1, 2, 3, and 4
- Two channels: primary and secondary
- Multi-word DMA modes: 0, 1, and 2
- Synchronous Ultra ATA-33, -66, -100, and -133 modes: 0, 1, 2, 3, 4, 5, and 6
- Synchronous DMA interface for data transfers
- Supports up to two devices with independent master/slave timing controls
- Supports either CoreFrame or ARM AMBA AHB bus interface
Technical Specifications
Related IPs
- Parallel ATA IP Host Controller with Integrated DMA
- StorSelect Host Controller with Integrated PCMCIA
- SATA Device Controller Integrated with Optional DMA
- Autonomous Audio assembly with PDM to PCM with integrated smart DMA and VAD
- SuperSpeed USB 3.1 Host Controller
- MIPI DSI-2 V2 Host Controller ASIL Compliant