Vendor: TurboConcept Category: Channel Coding

High-Speed Turbo Product Code decoder

TC3404 is a 2D TPC decoder that is optimised for high-speed.

Contact Provider Request Datasheet

Overview

TC3404 is a 2D TPC decoder that is optimised for high-speed. A single Core achieves in excess of 200 Mbps user rate with the latest FPGA families (Stratix2, Virtex4). For cost-sensitive application requiring less bitrate, refer to our TC3401 product. For applications reguiring high code gain, refer to our TC30xx family.

Key features

  • Best use of FPGA for very high bitrate (up to 230 Mbps user bitrate at 4 iterations).
  • Supports all modes of IEEE-802.16a TPCs
  • Supports large block sizes (up to 65Kbits).
  • Highly programmable
  • On-the-fly change of code
  • Reduced latency (bank-swapping option)
  • Dedicated or micro-controller interface

Benefits

  • TC3404 is ideal for applications requiring high-speed (~200 Mbps uer rate) from a single Core.

What’s Included?

  • Synthesized FPGA netlist for Altera's or Xilinx's
  • Behavioral C-model library
  • RTL-model library for Modelsim
  • SW executable for test vector generation
  • Test bench VHDL source code
  • Documentation

Specifications

Identity

Part Number
TC3404
Vendor
TurboConcept
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

TurboConcept
HQ: FRANCE
TurboConcept is a industry-recognized and reliable partner for IP Core providing of advanced FEC modules (turbo codes, Polar codes, LDPC codes). We offer best-in-class solutions for 4G-LTE/ 5G NR wireless, satellite communications, backhaul, domestic and governmental systems.
Contact TurboConcept

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is High-Speed Turbo Product Code decoder?

High-Speed Turbo Product Code decoder is a Channel Coding IP core from TurboConcept listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP