Complete PHY and Mac layer hardware implementation for HSDB. Provides an easy-to-integrate frame interface. F-22 compatible interface implementation. Please reach out to have a technical discussion.
High Speed Data Bus (HSDB) IP Core
Overview
Technical Specifications
Related IPs
- 400G/800G High Speed Ethernet Controller MAC/PCS/FEC
- High Data Rate Demodulator
- 10G to 400G High Speed Channelized Ethernet Controller MAC/PCS/FEC
- I2C Controller IP – Master, Parameterized FIFO, APB Bus
- 1G to 200G High Speed Channelized Ethernet Controller MAC/PCS/FEC
- High Data Rate Enhanced Demodulator