H8/300 is a high speed 8-bit CPU with an internal 16-bit architecture.
H8/300 CPU IP is compatible with H8S CPU subsystem IP (H8S C200) on system, bus and interrupt interface. So, it can be used in place of H8S CPU with other peripheral modules of optional information packages. It can optimize CPU subsystem gate size for small systems.
Its instruction set is compatible H8/300 and H8/300L series microcontroller products.
H8/300 CPU IP ( 8-bit CPU IP )
Overview
Key Features
- Small gate size
- Common interface with H8S CPU subsystem IP
- system (reset and clock) interface
- bus interface
- interrupt interface
- Sharable peripheral modules (option) with H8S CPU subsystem
- Applicable to various processes and FPGAs
Block Diagram
Technical Specifications
Related IPs
- I2C Controller IP – Slave, User Register Interface, No CPU Required
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- NVMe over TCP IP core - End-to-End NVMe-oF TCP connectivity with no CPU!
- I3C Controller IP – I3C / I2C Slave, SCL Clock only, Configure User Registers, no CPU Host Required
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
- CPU-less QUIC Offload IP core for FPGA Acceleration