Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Aldec, Inc.
Category:
Filters Transforms
Fast Fourier Transform
IP-ALFFT soft core is the unit to perform the Fast Fourier Transform (FFT).
Overview
IP-ALFFT soft core is the unit to perform the Fast Fourier Transform (FFT). It performs one dimensional N -point radix two FFT, where N = 16, 32, 64, 128, 256, 512, 1024, 2048. The data and coefficient widths are tunable in the range 8 to 16.
Key features
- N -point radix-2 FFT, where N = 16, 32, 64, 128, 256, 512, 1024, 2048.
- Forward and inverse FFT.
- Butterfly is implemented for 2 clock cycles in pipelined mode.
- Input data, output data, and coefficient width are parametrisable in range 8 to 16.
- One and two data memory blocks are selected.
- 1024 –point FFT for 16 bit data and coefficient width is calculated on Virtex100-6 FPGA at 60 MHz clock cycle with 1 and 2 data memory blocks for 113.6 us and 103.3 us, respectively.
- 1024 –point FFT for 16 bit data and coefficients, and 1 data memory block occupies 700 CLB slices and 8 Block_Select_RAMs
- Block floating point arithmetic supports the high calculation precision, 1024 –point FFT for 16 bit data and coefficients are computed with 80 db signal to noise ratio.
- Structure optimized for Xilinx Virtex™, SpartanII™ FPGA devices.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
IP-ALFFT
Vendor
Aldec, Inc.
Type
Silicon IP
Provider
Aldec, Inc.
HQ:
USA
Aldec is a provider of synthesizable IP cores that have superior characteristics to FPGA and CPLD vendor provided parts. Since all cores are written strictly in syntesizable VHDL, the designs are portable between devices. Currently employing 20 highly experienced electronic engineers, Aldec is a full-service design house, offering both design services and high quality, low cost synthesizable cores such as microcontrollers, peripherals and bus interfaces. Aldec staff has expertise in system design and verification, especially for Altera and Xilinx devices and can do specialized SoC designs to customer specification.
Dedication and receptiveness to customer's needs are of the highest importance to us. Aldec cores are present in the world-famous Design Reuse IP center, and we are currently in the process of joining the Xilinx AllianceCORE program.
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Fast Fourier Transform?
Fast Fourier Transform is a Filters Transforms IP core from Aldec, Inc. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.