Efficient high-performance 64bit APU core with SMP up to 8-16 cores
Overview
64bit Linux-capable application core with virtual memory, MMU, L1/L2 caches, coherency and SMP support
Key Features
- High-performance 64bit RISC-V application core
- RV64GC ISA
- Flexible uarch template, 10-12 stage pipeline
- User-, Supervisor- and Machine-mode privilege levels
- Fully-featured memory subsystem with Linux support
- Memory Managements Unit (MMU)
- Page-based virtual memory
- L1 and L2 caches with coherency, HW atomics, ECC
- High-performance IEEE 754-2008 compliant floating-point unit
- AXI4- or ACE- compliant external interface
- Configurable Integrated Programmable Interrupt Controller (IPIC) and PLIC
- up to 1024 IRQs
- Advanced Integrated Debug Controller
- JTAG compliant interface
- HW/SW breakpoints support
- ROM breakpoints support
Technical Specifications
Related IPs
- Low-power SD/eMMC host controller IP provides advanced high-performance 32- and 64-bit AXI interface to the SoC
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- 64-bit CPU Core with Level-2 Cache Controller
- JPEG 2000 Encoder - Up to 16-bit per Component Lossy & Numerically Lossless Image & Video Compression
- Output Buffer for up to 12Gb/s
- Ultra low power, high-performance DSP / controller RISC core