The AES UC-DPA-FIA IP Core belongs to the FortiCrypt product family. Like all the FortiCrypt product family members, this IP provides the highest DPA resistance level, while using a very low number of standard digital gates.
This is a unique solution in the market since its gate count is the lowest in the market (starting from 12K gates).
The AES UC-DPA-FIA IP Core, as well as all the FortiCrypt products, is based on RAMBAM - the next-generation purely algorithmic, implementation-agnostic protection scheme of AES. It is designed to provide the highest level of protection against side-channel attacks (SCA) and fault injection attacks (FIA) including SIFA.
The RAMBAM protection scheme utilizes masking methods based on finite field arithmetic that implement attack resistance without incurring extra latency costs.
The core protection mechanism was verified using the rigorous Test Vector Leakage Assessment (TVLA) test at 1B traces, both by FortifyIQ and by a third-party Common Criteria lab. Resistance to attacks was validated analytically and on a physical device. The cores are fully synthesizable and do not require custom cells or special place & route handling.
DPA and FIA-Resistant Ultra-Compact FortiCrypt AES IP core
Overview
Key Features
- Ultra-compact
- Ultra-efficient in terms of performance per gate
- Passes the rigorous Test Vector Leakage Assessment (TVLA) test at 1B traces
- Protected against fault injection attacks, including SIFA
- Tunable protection level
- Optional embedded internal PRNG for random masking
- NIST FIPS-197 compliant
- AES-128/192/256 encryption and decryption
- Support of all cipher modes of operation
- Auxiliary key port hidden from software
- Configurable choice of interfaces
- Bare cryptographic core
- AMBA, AXI, or APB
- Optional input data FIFO
- External DMA support
- Fully synthesizable
Benefits
- Ultra-Compact
- Ultra-efficient in terms of performance per gate
- Ultra-strong side-channel attack protection (at least 1B traces)
- Protected against fault injection attacks including SIFA
- Highest-level security verified, both by FortifyIQ and by a third-party Common Criteria lab.
Block Diagram
Applications
- IoT devices
- Communications
- Automotive
- Secure internet protocols (SSL/TLS, IPSec)
- Content protection (Set-Top Boxes, SoCs)
- Virtual Private Networks (VPN)
Deliverables
- Synthesizable Verilog RTL source code
- Documentation
- Testbench
- SDC constraints for synthesis
Technical Specifications
Maturity
Silicon proven
Availability
Now
Related IPs
- Advanced DPA- and FIA-resistant FortiCrypt AES SW library
- DPA- and FIA-Resistant Balanced FortiCrypt AES IP Core
- DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core
- DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance and low-power 2D vector graphics IP core