Clock Spectrum Spreader
Overview
Optimal spectrum spreading algorithm
Key Features
- Requires a 0.5nS delay cell, but the absolute value is not critical
- Process-tolerant design
- Three options for spectrum spread
- Average clock cycle length is unchanged
Deliverables
- Verilog source
- optional testbench
Technical Specifications
Maturity
silicon-proven
Availability
now