AXI4-Stream to/from AXI Memory Map - AXI Memory Map Conversion to AXI4-Stream, 16 Channels

Overview

The DB-AXI4-MM-TO-AXI4-STREAM-BRIDGE Verilog RTL IP Core accepts AXI4 Memory Map address, control, and data input, converts the address to an AXI4-Stream TID, and sends the data with TID out on the AXI4-Stream Interface.

The DB-AXI4-MM-TO-AXI4-STREAM-BRIDGE IP Core works with Digital Blocks DMA Controller (i.e. the DB-DMAC-MC-AXI Verilog RTL IP Core) to transfer data from either memory or a peripheral to an AXI4-Stream peripheral or AXI4 Stream Network Interface.

The companion IP, the DB-AXI4-STREAM-TO-AXI4-MM-BRIDGE, works with Digital Blocks DMA Controller to transfers data from an AXI4-Stream peripheral or AXI4-Stream Network Interface to memory or another peripheral.

Key Features

Converts AXI4/AXI3 Memory Map Data & Control Interface into AXI4-Stream Interface
- Standard release supports 16 AXI4-Stream Channels.
- More or less Channels optional. Contact Digital Blocks with requirements.
Works with Digital Blocks DMA Controller to support following data transfers:
- Memory-to-Peripheral
- Memory-to-Network
- Peripheral-to-Peripheral
Individual Interface Data Widths: 8 / 16 / 32 / 64 / 128 / 256 / 512 / 1024.
Interrupt Controller – for Diagnostics
Fully-synchronous, synthesizable Verilog RTL core, with rising-edge clocking, no gated clocks, and no internal tri-states, for easy integration into FPGA or ASIC design flows.

Block Diagram

Deliverables

The DB-AXI4-MM-TO-AXI4-STREAM-BRIDGE is available in synthesizable RTL Verilog or a technology-specific netlist for FPGAs, along with Synopsys Design Constraints, a simulation test bench with expected results, datasheet, and user manual.

Technical Specifications

Foundry, Node

TSMC, GlobalFoundaries, UMC, Samsung, SMIC, Intel, Tower Jazz, Powerchip

Maturity

Successful in Customer Implementations

Availability

Immediately

Request Info