Interrupt Controller (ICTRL) is an APB slave peripheral that can be used to control interrupts of devices when
that send interrupts to CPU.
An APB slave peripheral that can be used to control interrupts of devices when that send interrupts to CPU
Overview
Key Features
- 2 to 32 IRQ normal interrupt sources
- 1 to 8 FIQ fast interrupt sources (optional)
- Software interrupt
- Vectored interrupt (optional)
- Priority filtering
- Masking
- Programmable interrupt priorities (after configuration)
- Vector port interface that allows a processor to sample the vector address associated with the current highest priority irq without a bus access
Benefits
- dti_ictrl is compatible with the following standards: AMBA, Advanced Peripheral Bus (APB) Specification Version 2.0
Applications
- Communications, Data Processing, Industrial, Automotive
Deliverables
- Encrypted Verilog/SystemVerilog RTL, or post-synthesis netlist
- Synthesis and STA scripts
- User guide documents
- SV/UVM Verification suite with BFM
Technical Specifications
Maturity
Pre Silicon
Availability
Yes
Related IPs
- This is collection of Synchronization Components can be used to synchronize across different clock domains for control and Data Transfer
- PCIe 7.0 Controller (can be configured to support EP, RP, DM, or SW applications)
- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
- HBM3 V2 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N3E
- APB peripheral implementing the functionality of the ETSI TS 102613 V7.9.0 (2011-03) MAC Layer
- The FTWDT011 is an independent watchdog peripheral which offers a clocked by a dedicated clock through the external port and thus stays active event if the main clock fails. It can serve to detect and resolve malfunctions due to software failure, and to t