1~50V/V low offset PGA for SAR-ADC ; UMC 0.18um Mixed-Mode PROCESS
Overview
1~50V/V low offset PGA for SAR-ADC ; UMC 0.18um Mixed-Mode PROCESS
Technical Specifications
Foundry, Node
UMC 0.18um MM/RF MM/RFCOMS
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- GSMC 0.18um CIS process LVDS Transceiver Pad
- Low Power PLL for TSMC 40nm ULP
- On-chip ESD/EOS/Latch up protection for advanced and low voltage processes
- High Current, Low offset fast Operation Amplifier