Verify Smarter, Not Harder
By Mark Olen, Mentor, a Siemens Business
EETimes (April 1, 2019)
Process technology and verification enjoy a circular and mutually beneficial symbiotic relationship. Improvements in functional verification tools make technology adoption economically viable, and technology advances spawn more complex designs, which demand an increase in sophisticated verification.
Process technology and verification enjoy a circular and mutually beneficial symbiotic relationship. Improvements in functional verification tools make technology adoption economically viable, and technology advances spawn more complex designs, which demand an increase in sophisticated verification.
To keep up with the rapid pace of innovation and rising design and verification complexity, engineering teams need to verify smarter, not harder. New and reimagined technologies and methodologies — including portable stimulus, coverage, and power-aware verification — give them the tools to do so.
Functional verification is the science of validating a representation of a particular chip design targeted for a given technology. This validation must be of a sufficient accuracy and rigor to make the end product economically viable. It can do so by maximizing the likelihood of high-quality, first-silicon working in the end application with the greatest possible number of scenario variants.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- SoC Test and Verification -> How to verify ADSL chips
- SoCs: DSP World, Cores -> New DSP architectures work harder
- SoC not high enough on agenda for mass market
- Analog IP business not likely soon, say DAC panelists
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension