A look back at the last 10 years of chip design
By Lauro Rizzatti, EVE-USA
EDA DesignLine (06/03/2010 10:18 AM EDT)
The world of integrated circuit (IC) design looks very different than it did 10 years ago, when EVE incorporated and started building its first hardware emulator. In 2000, the semiconductor industry was still reveling in the new millennium and the economy was going strong.
Back then, the process technology node was 180-nanometer (nm) and the average number of transistors in a design was 20 million. The average design size was one-million application specific integrated circuit (ASIC) gates, with large designs coming in at around 10-million ASIC gates and the largest designs at about 100-million ASIC gates. Only a small fraction of the design functionality is derived from the embedded software.
Verification took 70 percent of the project cycle and emulation was used almost exclusively on the large CPU and graphics chip design. EVE’s emulation system in 2000 was able to handle 600,000-ASIC gates and seemed impossibly cutting edge.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related White Papers
- SoC interconnect performance verification methodology based on hardware emulator
- Hardware emulator debugs Linux driver
- FlexRay - The Hardware View
- A New Methodology for Hardware Software Co-verification
Latest White Papers
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
- SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference