Hardware Design Requires Hardware Design Languages
By Sean Dart, Forte Design Systems
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
- Hardware design has become highly "language" oriented
- Description of hardware devices requires specific hardware-oriented constructs, including hierarchical blocks, communicating modules, time and concurrency
- Efficient synthesis of the hardware description language (HDL) is critical
- Simulations in new languages must coexist with existing intellectual property (IP) blocks
- Development and support of industry standard languages is essential
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Refactoring Hardware Algorithms to Functional Timed SystemC Models
- Moving to SystemC TLM for design and verification of digital hardware
- Why Hardware Root of Trust Needs Anti-Tampering Design
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events