Hardware Design Requires Hardware Design Languages
By Sean Dart, Forte Design Systems
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
- Hardware design has become highly "language" oriented
- Description of hardware devices requires specific hardware-oriented constructs, including hierarchical blocks, communicating modules, time and concurrency
- Efficient synthesis of the hardware description language (HDL) is critical
- Simulations in new languages must coexist with existing intellectual property (IP) blocks
- Development and support of industry standard languages is essential
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Refactoring Hardware Algorithms to Functional Timed SystemC Models
- Moving to SystemC TLM for design and verification of digital hardware
- Why Hardware Root of Trust Needs Anti-Tampering Design
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS