Hardware Design Requires Hardware Design Languages
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
- Hardware design has become highly "language" oriented
- Description of hardware devices requires specific hardware-oriented constructs, including hierarchical blocks, communicating modules, time and concurrency
- Efficient synthesis of the hardware description language (HDL) is critical
- Simulations in new languages must coexist with existing intellectual property (IP) blocks
- Development and support of industry standard languages is essential
High-Level Synthesis (HLS) is a critical element of a long-term ESL strategy. It provides a logical path to silicon for those parts of a system that a design team will implement as custom blocks, as opposed to existing block implementations from either past designs or those commercially acquired.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- Refactoring Hardware Algorithms to Functional Timed SystemC Models
- Moving to SystemC TLM for design and verification of digital hardware
- Why Hardware Root of Trust Needs Anti-Tampering Design
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions