Hardware Design Requires Hardware Design Languages
By Sean Dart, Forte Design Systems
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
- Hardware design has become highly "language" oriented
- Description of hardware devices requires specific hardware-oriented constructs, including hierarchical blocks, communicating modules, time and concurrency
- Efficient synthesis of the hardware description language (HDL) is critical
- Simulations in new languages must coexist with existing intellectual property (IP) blocks
- Development and support of industry standard languages is essential
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related White Papers
- Refactoring Hardware Algorithms to Functional Timed SystemC Models
- Moving to SystemC TLM for design and verification of digital hardware
- Why Hardware Root of Trust Needs Anti-Tampering Design
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
Latest White Papers
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- An AUTOSAR-Aligned Architectural Study of Vulnerabilities in Automotive SoC Software
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement