Combating fake chips by controlling supply chain
George Karalias, Rochester Electronics
EETimes (10/24/2012 9:06 AM EDT)
In December 2011, President Barack Obama signed the fiscal year 2012 US National Defense Authorization Act. The budget bill also encourages the implementation of procedures to mitigate the possibility of obtaining counterfeit components by making members of all tiers of the defense supply chain accountable. The meaning of the term counterfeit in this context includes fake, substandard, damaged, or mismarked components.
In the fall of 2011, for the first time in history, U.S. Federal Courts prosecuted an individual for trafficking in counterfeit integrated circuits, many of which were targeted for the U.S. military. Others were to be used in brake systems in high-speed trains and instruments used by firefighters to detect nuclear radiation. The administrator of the company that sold the components was sentenced to 38 months in prison and assessed fines of $166,141 for selling almost $16 million worth of semiconductors falsely marked as military, commercial or industrial grade.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Analyzing Collusion Threats in the Semiconductor Supply Chain
- Reverse Disaggregation - How Silicon IP Will Change the Semiconductor Supply Chain
- 6 steps for optimizing the IC supply chain
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design