Combating fake chips by controlling supply chain
George Karalias, Rochester Electronics
EETimes (10/24/2012 9:06 AM EDT)
In December 2011, President Barack Obama signed the fiscal year 2012 US National Defense Authorization Act. The budget bill also encourages the implementation of procedures to mitigate the possibility of obtaining counterfeit components by making members of all tiers of the defense supply chain accountable. The meaning of the term counterfeit in this context includes fake, substandard, damaged, or mismarked components.
In the fall of 2011, for the first time in history, U.S. Federal Courts prosecuted an individual for trafficking in counterfeit integrated circuits, many of which were targeted for the U.S. military. Others were to be used in brake systems in high-speed trains and instruments used by firefighters to detect nuclear radiation. The administrator of the company that sold the components was sentenced to 38 months in prison and assessed fines of $166,141 for selling almost $16 million worth of semiconductors falsely marked as military, commercial or industrial grade.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Analyzing Collusion Threats in the Semiconductor Supply Chain
- Reverse Disaggregation - How Silicon IP Will Change the Semiconductor Supply Chain
- 6 steps for optimizing the IC supply chain
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
Latest White Papers
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions