Combating fake chips by controlling supply chain
George Karalias, Rochester Electronics
EETimes (10/24/2012 9:06 AM EDT)
In December 2011, President Barack Obama signed the fiscal year 2012 US National Defense Authorization Act. The budget bill also encourages the implementation of procedures to mitigate the possibility of obtaining counterfeit components by making members of all tiers of the defense supply chain accountable. The meaning of the term counterfeit in this context includes fake, substandard, damaged, or mismarked components.
In the fall of 2011, for the first time in history, U.S. Federal Courts prosecuted an individual for trafficking in counterfeit integrated circuits, many of which were targeted for the U.S. military. Others were to be used in brake systems in high-speed trains and instruments used by firefighters to detect nuclear radiation. The administrator of the company that sold the components was sentenced to 38 months in prison and assessed fines of $166,141 for selling almost $16 million worth of semiconductors falsely marked as military, commercial or industrial grade.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- Reverse Disaggregation - How Silicon IP Will Change the Semiconductor Supply Chain
- 6 steps for optimizing the IC supply chain
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
- Securing the IC Supply Chain - Integrating PUF-Based hardware security
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks