Abstraction and Control-Dominated Hardware Designs
By John Sanguinetti, Forte Design Systems
edadesignline.com (February 06, 2009)
Introduction
Hardware design in electronic system level (ESL) is becoming mainstream, but there are still a lot of questions about its generality. Many engineers believe that the abstractions that are at the heart of the ESL design process are not applicable to a large subset of designs, particularly control-dominated designs. The purpose of this article is to show the value that design abstraction offers for control-dominated designs.
Abstraction
Abstraction is a concept that everyone has an intuitive understanding of, but few can cite a formal definition. We can define abstraction in a number of different ways. We can look at abstraction analytically, or we can look at the mechanisms used to implement design abstractions.
edadesignline.com (February 06, 2009)
Introduction
Hardware design in electronic system level (ESL) is becoming mainstream, but there are still a lot of questions about its generality. Many engineers believe that the abstractions that are at the heart of the ESL design process are not applicable to a large subset of designs, particularly control-dominated designs. The purpose of this article is to show the value that design abstraction offers for control-dominated designs.
Abstraction
Abstraction is a concept that everyone has an intuitive understanding of, but few can cite a formal definition. We can define abstraction in a number of different ways. We can look at abstraction analytically, or we can look at the mechanisms used to implement design abstractions.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related Articles
- Generic Driver Model using hardware abstraction and standard APIs
- Energy Design Needs Unified Hardware Abstraction
- 10 Tips for designing a Hardware Abstraction Layer (HAL)
- Why Hardware Root of Trust Needs Anti-Tampering Design
Latest Articles
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
- Creating a Frequency Plan for a System using a PLL
- RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabilities in Closed-Source RISC-V CPUs
- MING: An Automated CNN-to-Edge MLIR HLS framework
- Fault Tolerant Design of IGZO-based Binary Search ADCs