How to use the Trace Port on PowerPC 405 cores
By Brad Frieden, Agilent
Editor's note: In this fourth installment of a four-part series on debugging FPGA designs, author Brad Frieden explains how to use the Trace Port on PowerPC 405 processor cores embedded in FPGAs to provide visibility into the program flow.
See also:
Part 1: Using a core-assisted approach to accelerate the debug of FPGA-based DDR II interfaces.
Part 2: How to speed FPGA debug with measurement cores and a mixed-signal oscilloscope
Part 3: Fast insight into MicroBlaze-based FPGA designs with the MicroBlaze Trace Core (MTC).
Common today is the use of one or more embedded processor cores in FPGA-based digital designs. Cost and integration are both reasons to move away from the use of a separate microprocessor chip. This is especially true given new tools that enable easy debug of systems with certain embedded processors. Take, for example, the Xilinx Virtex II Pro and Virtex 4 families of FPGAs, which offer embedded IBM PowerPC 405 processors with a built in "Trace Port." When used in conjunction with an IBM 405 Trace Port inverse assembler on a logic analyzer, this port allows the user to minimize the number of pins required on their FPGA while still providing visibility of program flow on the embedded microprocessor. Without the use of the Trace Port, this would require up to 50 signals to observe. Let's first consider how the Trace Port approach is possible, and we will then discuss the practical steps required in order to realize this kind of debug visibility.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related White Papers
- How to use snakes to speed up software without slowing down the time-to-market?
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- How to Elevate RRAM and MRAM Design Experience to the Next Level
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It