FPGA-to-ASIC integration provides flexibility in automotive microcontrollers
The primary benefit of using MCUs has been high level system integration combined with relatively low cost. However, there are hidden costs associated with these devices well beyond the unit price.
The widely applied microcontroller in automotive electronics is heading full-speed at a wall of time and cost. The primary benefit of using microcontrollers (MCUs) has been high level system integration combined with relatively low cost. However, there are hidden costs associated with these devices well beyond the unit price. For example, if the chosen part does not have just the right mix of features, it must be augmented with external logic, software, or other integrated devices.
Further, with rapidly changing end-market requirements far more common in today's automotive sector, MCUs often become quickly unavailable. Many MCUs equipped with specialized features and a fixed number of dedicated interfaces do not fulfill market requirements after a short evaluation period. Consequently, system suppliers are being forced to redesign their hardware and re-write associated software, in some cases even having to change the processor core.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Fault-robust microcontrollers allow automotive technology convergence: Part 1, the nature of faults
- How to achieve design flexibility for free using Structured ASIC approaches
- OTP with a ROM Conversion Option Provides Flexibility and Cost Savings for On-Chip Microcode Storage
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience