Inside Ceva's high-performance XC core for 4G handsets, infrastructure
April 14, 2009
In February CEVA announced a new family of high-performance licensable DSP cores, the CEVA-XC family. The cores target 4G cellular applications, including LTE and WiMax, and are intended for use not just in handsets (as with previous CEVA cores) but also in infrastructure hardware.
The CEVA-XC is an offshoot of the CEVA-X architecture (the "C" stands for communications), but the new core family is much more powerful than its predecessors. The highest-performance version supports, for example, up to 64 parallel multiply-accumulate (MAC) computations per cycle, compared to four for the CEVA-X1641.
CEVA has not announced specific clock speeds, but says that it expects CEVA-XC to easily reach 500 MHz in a 65-nm process with a fully synthesizable design. Silicon area has not been disclosed.
(Click to enlarge)
Figure 1: Block diagram for CEVA-XC. (Figure courtesy of CEVA.)
As shown in Figure 1, the core includes a general computation unit for general DSP and control operations, and either one, two, or four "vector communication units". Each vector unit includes a 256-bit SIMD engine that includes16-bit MAC, arithmetic, and logic units.
To read the full article, click here
Related Semiconductor IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
- JPEG XS - Low-Latency Video
Related White Papers
- Soc Design -> Codesign, co-verification applied to DSP core
- SoCs: DSP World, Cores -> Configurable DSP core eyes wireless
- Experiences in Formal Checking of a DSP IP Core
- FPGA configures DSP core in imaging app
Latest White Papers
- Memory Safety Features Impact on Ibex based processor area
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- Learning Cache Coherence Traffic for NoC Routing Design
- Generative AI for Analog Integrated Circuit Design: Methodologies and Applications
- HIPR: Hardware IP Protection through Low-Overhead Fine-Grain Redaction