How throughput enhancements dramatically boost 802.11n MAC efficiency--Part II
Probir Sarkar, ARM
EETimes (8/18/2010 12:05 PM EDT)
Overview of MAC Improvements
The primary method used to improve the MAC performance is to amortize the high cost of medium access over a larger number of data frames. First, 802.11n incorporates the mechanisms introduced in 802.11e, a prior amendment to the standard. Though these mechanisms were devised to provide differentiated QoS to MAC users, they also help amortize some of the MAC overheads. It introduced the concept of a Transmit Opportunity (TxOP), whereby a station that acquires the medium, does so for a bounded time period (as opposed to a single frame-ack sequence in the original DCF.) Thus the DIFS wait and backoff countdown steps are required only once in every TxOP duration. Another scheme introduced is the Block Acknowledgement (BA.) Instead of each frame being individually acknowledged, a set of frames may be acknowledged using a BA response. This amortizes the response overhead, over a larger number of data frames. These improvements are shown in the first two rows of Figure (3).
To read the full article, click here
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related White Papers
- How throughput enhancements dramatically boost 802.11n MAC efficiency--Part I
- Turbo encoders boost efficiency of a femtocell's DSP
- Boosting Model Interoperability and Efficiency with the ONNX framework
- ARM's v6 balances power, efficiency
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core