Xilinx outlines modular programmable design capability
Xilinx outlines modular programmable design capability
By Michael Santarini, EE Times
March 28, 2000 (5:26 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000328S0071
PARIS Xilinx Inc. will give designers an ability to place pieces of a design on separate FPGAs for testing before they are combined and tested on a single FPGA, according to Wim Roelandts, president and chief executive officer of Xilinx Inc., speaking in a keynote address at the Date 2000 conference on Tuesday (March 28). The company will offer this modular design capability within a month, Roelandts said. "It is only programmable logic that can do a module design, can be tested in real silicon at full speed, independent of the other modules and then later put together," Roelandts said of the technology. "This is another way programmable logic is making the job of a designer much easier." Noting the tremendous changes in programmable logic over the last five years, Roelandts said device density has increased 40x, speed has increased 75x, cost effectiveness has improved 33x, while compile times have decreased 66x. "Programmable chips today are large, they are fast, less expensive than they used to be and the software is becoming very fast," he said. "You can push a button on your computer, go get a cup of coffee and by the time you are back, you have programmed a device." Predicting further improvements over the next few years, Roelandts said programmable logic will become a greater contender to standard cell devices, reaching "50 million programmable gates."
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- BrightCom Technologies and SMART Modular Technologies Forge Development and Manufacturing Alliance for Bluetooth™ Solutions
- Nvidia outlines chip set strategy
- Sequence Models IP for SoC Power Design Capability Within NanoCool Low-Voltage Flow
- Sonics Adds New Partners Behavioral Modeling Capability to SOCworks Website
Latest News
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP