Dolphin Integration announces four times faster VHDL-AMS simulation with SMASH
– DOLPHIN Integration announces the immediate availability of an update to SMASH 5.11 which delivers up to a four-fold acceleration of VHDL-AMS simulation speed compared to previous releases for complex models using vectors and matrices.
As SMASH was already up to 10 x faster than alternative solutions, this astounding 4 x acceleration leaves competition in the dust!
SMASH was already the standard setting EDA solution for multi-domain modeling with VHDL-AMS: benchmarks and industrial use have repeatedly demonstrated that SMASH offers the best coverage of the VHDL-AMS standard, as well as a major edge on all other solutions for accuracy and meaningful convergence. For instance, proper support of tolerances is one of the cornerstones of the speed and accuracy offered by SMASH.
The micro-electronics user community of SMASH already leverages these VHDL-AMS capabilities to model the blocks of their ASICs and to reduce drastically the overall simulation time of their circuits. It also enables them to simulate complete systems, for instance within the rapidly expanding field of MEMS and Mechatronics.
And of course, this improvement will delight the growing community of scientists developing advanced multi-domain models who particularly appreciate the VHDL-AMS language support allowing to create highly compact models with mathematical expressions leveraging vector and matrix operation capabilities supported by SMASH.
The free Seduction option is available as always for download at http://www.dolphin.fr/medal/smash/smash_download.php
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Synopsys offers commercial SystemC simulator <!-- verification -->
- Avery rolls automation tool, simulator into one <!-- verification -->
- Synopsys VCS Verilog Simulator Incorporates Breakthrough Verification Capabilities
- Lexra tips free simulator; Mentor rolls 8-bit MCU
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology