TI takes two approaches to IC manufacturing
(05/13/2007 9:00 AM EDT)
Dallas
— Moving to remain competitive in what has become a brave new world of IC manufacturing, Texas Instruments Inc. last week disclosed the details of its revised "hybrid" fab strategy. The chip maker is bolstering its in-house efforts in analog production, but it is also shifting more of its logic-based IC work and process flow to the foundries.
As a result of the shift, TI has pushed out the production ramp date for its new--and still unequipped--300-mm fab in Texas by about 18 months.
Nearly half of TI's logic chip production is outsourced to the foundries today, but that figure could jump to 70 percent over time, according to analysts. TI says it has no intention of going fabless for logic. But the chip maker's foundry partners for the 45-nanometer node--TSMC, UMC and a yet-to-be-determined vendor--will play a much bigger role than TI has afforded foundries in the past. And by 32 nm, TI will co-develop its processes at the foundries, whereas traditionally it has done that work in-house.
By turning over more control of logic process development to its foundry partners, TI is also offloading some of the risk. It's a calculated move as the chip industry approaches a new inflection point in manufacturing, with complex technologies introduced for the 45-nm node and beyond.
To read the full article, click here
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Intel's XScale platform takes shot at TI DSPs
- The MOSIS Service of the USC Information Sciences Institute and SkyWater Collaborate on Silicon IC Design Enablement and Manufacturing Service
- Denying China IC Manufacturing Tools
- Siemens introduces Innovator3D IC - a comprehensive multiphysics cockpit for 3D IC design, verification and manufacturing
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing