Synopsys was not invited to join SystemVerilog OVM initiative
Peter Clarke, EE Times
(08/17/2007 6:43 AM EDT)
LONDON — Synopsys Inc., a leading supplier of EDA tools, intellectual property, and design services, was not invited to join the Open Verification Methodology (OVM) initiative recently announced by Cadence Design Systems Inc. and Mentor Graphics Corp.
Cadence (San Jose, Calif.) and Mentor (Wilsonville, Ore.) announced they had joined forces to promote a common approach to the verification of design files based on the SystemVerilog language on Thursday (Aug. 16). They called have called it the 'Open Verification Methodology' or OVM to emphasize that it is an open-source and freely available approach. Executives from the companies claimed that two-thirds of the verification market would support the approach.
(08/17/2007 6:43 AM EDT)
LONDON — Synopsys Inc., a leading supplier of EDA tools, intellectual property, and design services, was not invited to join the Open Verification Methodology (OVM) initiative recently announced by Cadence Design Systems Inc. and Mentor Graphics Corp.
Cadence (San Jose, Calif.) and Mentor (Wilsonville, Ore.) announced they had joined forces to promote a common approach to the verification of design files based on the SystemVerilog language on Thursday (Aug. 16). They called have called it the 'Open Verification Methodology' or OVM to emphasize that it is an open-source and freely available approach. Executives from the companies claimed that two-thirds of the verification market would support the approach.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- eInfochips announces AVM 3.0 & OVM Compliant SystemVerilog AMBA AHB Verification IP
- Silicon Interfaces announces the release of its Open Verification Methodology (OVM) Based Gigabit Ethernet MAC SystemVerilog OVC
- Mentor Graphics Delivers Solution for SystemVerilog Base Class Library Interoperability to Enable Reuse of Legacy VMM Code in an OVM Environment
- Cadence OVM SystemVerilog Solution Enables More Thorough Verification and Reduces Costs at Mitsubishi Electric
Latest News
- TSMC December 2025 Revenue Report
- ASICLAND Expands CXL Controller Development Contract with Primemas to USD 6.5 Million
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
- Impinj and EM Microelectronic Announce Gen2X Licensing Agreement
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions