Synopsys was not invited to join SystemVerilog OVM initiative
(08/17/2007 6:43 AM EDT)
LONDON — Synopsys Inc., a leading supplier of EDA tools, intellectual property, and design services, was not invited to join the Open Verification Methodology (OVM) initiative recently announced by Cadence Design Systems Inc. and Mentor Graphics Corp.
Cadence (San Jose, Calif.) and Mentor (Wilsonville, Ore.) announced they had joined forces to promote a common approach to the verification of design files based on the SystemVerilog language on Thursday (Aug. 16). They called have called it the 'Open Verification Methodology' or OVM to emphasize that it is an open-source and freely available approach. Executives from the companies claimed that two-thirds of the verification market would support the approach.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- eInfochips announces AVM 3.0 & OVM Compliant SystemVerilog AMBA AHB Verification IP
- Silicon Interfaces announces the release of its Open Verification Methodology (OVM) Based Gigabit Ethernet MAC SystemVerilog OVC
- Mentor Graphics Delivers Solution for SystemVerilog Base Class Library Interoperability to Enable Reuse of Legacy VMM Code in an OVM Environment
- Cadence OVM SystemVerilog Solution Enables More Thorough Verification and Reduces Costs at Mitsubishi Electric
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload