SuperH Announces Record-Breaking Benchmark Scores for SH4-202 RISC CPU Core
SH4-202 optimized benchmark results for EEMBC
23 April, 2003 - SuperH, Inc., the leading supplier of multimedia RISC CPU cores, today announced that it has received outstanding scores from the Embedded Microprocessor Benchmark Consortium (EEMBC) for its SH4-202 RISC CPU core family.
The SH4-202 was tested against EEMBC benchmark suites that represent the performance of embedded processors in automotive/industrial and consumer applications. Under optimized test conditions with EEMBC benchmark source code optimized using assembly coding, the SH4-202 received record breaking scores of 1.15378 Automarks and .20483 Consumermarks per MHz.
The benchmark scores were obtained in a cycle-accurate, 266-MHz simulation using the open-source GNU gcc 3.2.1 Vienna 1.3 beta compiler.
"Our Full Fury scores for the SH4-202 demonstrate the unleashed potential of the SH-4 core and its high-performance 4-way vector FPU, which enable a whole new category of advanced graphics and video applications for consumer embedded systems," said Rick Chapman, VP of Marketing & Sales at SuperH, Inc. "These new scores provide a further validation of our architecture while providing a significant measure of processor performance according to standards that the industry has agreed upon."
CPU cores in the SH-4 family are based on a 32-bit SuperH RISC core available as a soft core or a range of hard cores optimized for different silicon processes. The published EEMBC scores are benchmarked on the SH4-202 with 2-way, 32-KB data and 16-KB instruction caches. System-on-chip products based on the SH-4 core utilize the SuperHyway™, a configurable on-chip memory-mapped split-transaction packet-routing interconnect capable of supporting high-bandwidth and low-latency transactions.
"These certified EEMBC benchmark scores have allowed SuperH to credibly demonstrate the performance benefits of its SH-4 architecture," said Markus Levy, EEMBC president. "SuperH is also the first EEMBC member to provide optimized scores for a device using the EEMBC automotive/industrial benchmark suite, which demonstrates the company's commitment to this market segment."
About EEMBC and ECL
EEMBC develops and certifies real-world benchmarks and benchmark scores to help designers select the right embedded processors for their systems. Every processor submitted for EEMBC® benchmarking is tested for parameters representing different workloads and capabilities in communications, networking, consumer, office automation, automotive/industrial, embedded Java, and microcontroller-related applications. With members including leading semiconductor, intellectual property, and compiler companies, EEMBC establishes benchmark standards and provides certified benchmarking results through the EEMBC Certification Labs (ECL) in Texas and California.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- EEMBC Publishes Benchmark Scores for Toshiba’s TMPR4927 MIPS-Based 64-Bit RISC Processor
- SuperH chooses TimeSys Linux as embedded Linux solution for SH-4 and SH-5 RISC CPU cores
- SuperH Announces Record-Breaking Scores for 64-bit SH-5 RISC CPU Core
- SuperH names executives at RISC chip venture between Hitachi and STMicro
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications