Structured ASICs Not Dead
Electronic News
Representing a further sharpening of the company’s overall strategy, LSI Logic Monday announced it would be focusing the company on storage and consumer related markets represeting a shift away from being a broad-based ASIC supplier. As a result, LSI is discontinuing RapidChip development, according to CEO and president Abhi Talwalkar during a conference call.
Bryan Lewis, VP and chief analyst for Semiconductor Research told Electronic News of LSI’s move that, “Clearly it is a major impact on the structured ASIC market.”
At the same time, he made clear that this move doesn’t mean the structured ASIC approach is dead, and is revising his forecast to reflect this change.
“This was always a niche but it is clear it was nice in terms of design starts with lower NRE. But big customers control the market are not as concerned about NRE – they want performance with smaller die size,” he continued.
Previously, Lewis predicted structured ASICs would grow from 1 percent of total ASIC revenue in 2005 to 5 percent of total ASIC revenue in 2008, noting that current market data suggests 2005 will come in slightly below the forecast.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Structured ASICs not just for small chip players
- Foundries not dead, just evolving, says Globalfoundries CEO
- PhySim system debugs hardware, not models
- Foundry expansions not expected to cause capacity glut
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale