ST's strategy is a tale of two segments
Peter Clarke, EETimes
5/16/2013 12:28 PM EDT
LONDON – Europe's largest chip company STMicroelectronics NV (Geneva, Switzerland) laid out details of its corporate strategy to financial analysts here today (May 16) as it winds down ST-Ericsson, its failed joint venture in mobile processors.
The strategic plan had already been announced in December 2012 along with the decision to exit from ST-Ericsson, but Georges Penalver, chief strategy officer for ST, told the analysts community that ST is being constructed as two product-oriented business segments that would each be financially sustainable blocks. The first block encompasses ST's sensor, power and automotive products and is essentially ST's successful analog business and its digital automotive business. The second block is ST's embedded processing business and is the non-automotive digital business including microcontrollers and processors for digital consumer applications.
To read the full article, click here
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Driving ST's auto IC strategy: Manufacturing line can't stop
- SuperH names executives at RISC chip venture between Hitachi and STMicro
- Parthus and STMicro team on Bluetooth RF
- STMicro, Hitachi plan new company to develop RISC cores
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing