ST's strategy is a tale of two segments
Peter Clarke, EETimes
5/16/2013 12:28 PM EDT
LONDON – Europe's largest chip company STMicroelectronics NV (Geneva, Switzerland) laid out details of its corporate strategy to financial analysts here today (May 16) as it winds down ST-Ericsson, its failed joint venture in mobile processors.
The strategic plan had already been announced in December 2012 along with the decision to exit from ST-Ericsson, but Georges Penalver, chief strategy officer for ST, told the analysts community that ST is being constructed as two product-oriented business segments that would each be financially sustainable blocks. The first block encompasses ST's sensor, power and automotive products and is essentially ST's successful analog business and its digital automotive business. The second block is ST's embedded processing business and is the non-automotive digital business including microcontrollers and processors for digital consumer applications.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Driving ST's auto IC strategy: Manufacturing line can't stop
- SuperH names executives at RISC chip venture between Hitachi and STMicro
- Parthus and STMicro team on Bluetooth RF
- STMicro, Hitachi plan new company to develop RISC cores
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP