SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Collaboration on design and development using 4nm process technology, with mass production targeted for Q1 2026
SEOUL, South Korea, Oct. 11, 2024 — SEMIFIVE, a leading design solution provider and pioneer of platform-based custom silicon solutions, has announced the conclusion of a contract with HyperAccel to develop a generative AI chip, Bertha, for mass production. Bertha will be developed using 4nm process technology, and the mass production is targeted to commence in the first quarter of 2026.
HyperAccel has developed a LLM Processing Unit (LPU), an AI chip specifically designed for transformer-based Large Language Model (LLM). This is the world’s first semiconductor LPU tailored for LLM inference, offering low cost, low latency, and domain-specific features. It is expected to replace existing high-cost and low-efficiency Graphics Processing Units (GPUs) with performance improvements of up to 2 times and a price/performance ratio that is 19 times better than that of a typical supercomputer.
SEMIFIVE specializes in SoC platforms and ASIC design solutions. The company focuses on developing expert SoC design platforms for AI chips these days with plans to expand its roadmap to respond to customer demand for AI custom silicon. To achieve this goal, SEMIFIVE is actively developing its SoC chiplet platform in collaboration with industry-leading partners.
“We are delighted to work with SEMIFIVE, a leading provider of SoC platforms and comprehensive ASIC design solutions, for the development of Bertha to be mass-produced,” said Joo-Young Kim, CEO of HyperAccel. “By collaborating with SEMIFIVE , we are excited to offer customers AI semiconductors that provide more cost-effective and power-efficient LLM features than GPU platforms. This advancement will significantly reduce the operational expenses of data centers and expand our business scope to other industries that require LLMs.”
“HyperAccel is a company with the most efficient and scalable LPU technology for LLMs. As the demand for LLM computation is skyrocketing, HyperAccel has the potential to become a new powerhouse in the global processor infrastructure,” said Brandon Cho, CEO and co-founder of SEMIFIVE. “We are extremely excited to be the production partner for HyperAccel’s groundbreaking Bertha chip, and we are thrilled to contribute to yet another innovative success story built on the SEMIFIVE platform.”
Learn more about SEMIFIVE
SEMIFIVE is the pioneer of platform-based SoC design, working with customers to implement innovative ideas into custom silicon in the most efficient way. Our SoC platforms offer a powerful springboard for new chip designs, and leverage configurable domain-specific architectures and pre-validated key IP pools. We offer comprehensive spec-to-system capabilities with end-to-end solutions so that custom SoCs can be realized faster, with reduced cost and risks for key applications such as data center or AI-enabled IoT. With a strong partnership with Samsung Foundry as a leading SAFETM DSP partner, as well as the larger ecosystem, SEMIFIVE provides a one-stop shop solution for any SoC design needs.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- VSORA Launches Europe’s Most Powerful AI Inference Chip
- ADTechnology Collaborates with Euclyd to Develop Ultra-Efficient AI Chip for Datacenters
- SEMIFIVE Secures AI Semiconductor Design Projects in Japan, Accelerating Global Expansion with New Local Subsidiary
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data