Research project looks to repairing working chips
Nicolas Mokhoff, EETimes
3/15/2011 10:36 AM EDT
MANHASSET, NY -- Crisp consortium researchers are demonstrating a self-testing and self-repairing chip at the DATE2011 conference in Grenoble this week.
The consortium consists of a team of four companies and two universities in The Netherlands, Germany, and Finland which is developing a gracefully degrading chip while the IC is still operationally functional.
A run-time resource manager self-repairs the chip and reconfigures the chip's tasks to fault-free parts in real time.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Virage Logic readies self-repairing embedded memory
- Reports Indicate TSMC to Tighten Scrutiny on Chinese AI Chip Clients; Potential Revenue Impact Between 5% to 8%
- LG and Tenstorrent Expand Partnership to Enhance AI Chip Capabilities
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem