Research project looks to repairing working chips
Nicolas Mokhoff, EETimes
3/15/2011 10:36 AM EDT
MANHASSET, NY -- Crisp consortium researchers are demonstrating a self-testing and self-repairing chip at the DATE2011 conference in Grenoble this week.
The consortium consists of a team of four companies and two universities in The Netherlands, Germany, and Finland which is developing a gracefully degrading chip while the IC is still operationally functional.
A run-time resource manager self-repairs the chip and reconfigures the chip's tasks to fault-free parts in real time.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- Virage Logic readies self-repairing embedded memory
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
- European Union Seeks Chip Sovereignty Using RISC-V
- BrainChip Adds Edge Box to Chip and IP Offerings
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications