Quality, easy integration are on IP 'must have' list
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- ListenAI Licenses Ceva-Waves Wi-Fi 6 IP, Bringing Seamless Wireless Connectivity to its Edge AI Portfolio
- MIPS Technologies Partners with Synopsys to Provide DesignWare Users Easy Access to MIPS-Based[tm] SoC Design Environment
- The wireless team at XEMICS goes "RF made easy"
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale