Release of Post-Quantum Cryptographic Standards Is Imminent
By Robert Huntley, EETimes Europe (July 23, 2024)
EE Times Europe caught up with Joppe Bos, a cryptographic researcher at NXP Semiconductors and co-author of one of the selected algorithms, to learn the current status of the standardization process.
As the quantum computing industry advances and the possibility of large-scale fault-tolerant quantum computing becomes ever nearer, post-quantum cryptography (PQC) is paramount. Cybersecurity professionals eagerly await the publication of the selected algorithm standards by the U.S. National Institute of Standards and Technology (NIST), which are in the final stages of industry consultations and ratification. Starting in 2016, NIST has been instrumental in leading global efforts to define cryptographic algorithms capable of resisting brute-force attempts by quantum computers to compromise them.
EE Times Europe caught up with Joppe Bos, a cryptographic researcher at NXP Semiconductors and co-author of one of the selected algorithms, to learn the current status of the standardization process.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related News
- Crypto Quantique announces first post-quantum computing IoT security platform compliant with new NIST standards
- NIST Releases First 3 Finalized Post-Quantum Encryption Standards
- zeroRISC Successfully Implements Post-Quantum Cryptographic Algorithm for Firmware Signing in Chip Provisioning Platform
- KiviCore and CAST Release Post-Quantum Cryptographic Key Encapsulation IP Core
Latest News
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- IntoPIX Delivers Real-Time, Low-Power Video Technologies At CES 2026
- Access Advance and Via Licensing Alliance Announce HEVC/VVC Program Acquisition
- Efficient Computer Launches Electron E1 Evaluation Kit to Accelerate Energy-Efficient Computing
- S2C, MachineWare, and Andes Introduce RISC-V Co-Emulation Solution to Accelerate Chip Development