Paxonet Introduces Industry’s Most Complete 10 Gigabit Transport IP Core Kit
Advances Ease of Design and Flexible Solutions with Proven Core El™ Technology
SUPERCOMM, ATLANTA, GA — June 4, 2002 — Targeting SONET, SDH, OTN, ATM, and Ethernet applications, Paxonet Communications announces the industry’s most comprehensive set of 10G Intellectual Property (IP) cores. With the addition of the 10 Gigabit Transport IP Kit, Paxonet’s CoreEl™ IP Core line takes the lead by completely encompassing the 10 Gigabit space. Designers can now use proven CoreEl™ technology to design flexible 10G solutions based on both FPGA and ASIC technology, speeding their products to production.
Paxonet’s CoreEl IP core line covers a full range of protocols and line rates, providing the industry’s most complete set of IP Cores available today. CoreEl IP cores, including those in the 10G Transport Kit, can interconnect without effort, composing a full set of interoperable building blocks. This enables the construction of tailored solutions allowing customers to focus on what makes their design unique.
Paxonet, combines its expertise from its interoperable CoreEl™ IP Cores and MetroConnect™ IC solutions, to enable Ethernet, SONET, SDH, ATM and OTN equipment designers to offer highly differentiated, low cost-based solutions, accelerating the development of their product lines.
The 10 Gigabit Transport Kit additionally interoperates with Paxonet’s MetroConnect Decathlon, a 10G UNI-PHY, announced last month at the OFC conference. The Kit’s ease of implementation is a result of design methodology that allows effortless implementation on the industry’s most popular FPGAs, foundries and processes.
“Paxonet’s 10G Transport Kit allows equipment designers to release OC-192, STM-64, and 10-Gigabit Ethernet products to the market more rapidly and at a lower cost,” said Alan Armstrong, Program Director, Optical Transport Semiconductors Global, RHK.
The complete set of building blocks for 10G transport includes applications in routers, aggregators, multiservice platforms, repeater/regenerators, optical modules, and test solutions. The Kit enables system vendors to integrate CoreEl’s standardized blocks into ASICs, allowing equipment designers to focus on their unique portion of the ASIC. In addition, the Kit facilitates test equipment vendors in building the extremely flexible test solutions required for their equipment; solutions not available among standardized ICs.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Xilinx and Paxonet Communications announce industry's first programmable G.709-based Optical Transport Network (OTN) solutions
- Xilinx and Paxonet Communications Announce Industry's Most Complete Platform FPGA-Based LAN/WAN 10 Gigabit Ethernet Solution
- Stratix 10 FPGA: REFLEX CES is Shipping the Cloud Computing COTS Board "XpressGXS10-FH200G", and the Sargon Stratix 10 GX Development Kit
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data