P.A. Semi Signs Power Architecture License
P.A. Semi Creates PWRficientTM Processor - A Low-Power, High-Performance, 64-bit Scalable Multicore Processor Based on Power ArchitectureTM
Fall Processor Forum – San Jose, Calif. – Oct. 24, 2005 – P.A. Semi, a Silicon Valley startup developing the high-performance, low-power-consumption, PWRficientTM processor for high-performance computing and embedded applications, today announced that it has secured a Power ArchitectureTM license from IBM. Under the agreement, P.A. Semi has licensed the rights to design, manufacture, and sell processors that fully comply with current and future versions of the Power Architecture for the development of its PWRficient processor family—a low-power, high-performance 64-bit scalable processor—also announced today.
"We chose to develop our PWRficient processor on the Power Architecture because of its scalability, high-performance capabilities, and robust community of developers," said P.A. Semi cofounder, president, and CEO Dan Dobberpuhl. "As a founding member of Power.org, our plan is to foster an evolving partnership with IBM and the Power community that will drive innovation now and well into the future."
"The high-performance, low-power PWRficient processor designed by P.A. Semi further underscores the scalability and flexibility of Power Architecture technology," said Tom Reeves, vice president, Semiconductor Products for IBM Systems & Technology. "Helping to facilitate this type of innovation by P.A. Semi in Power Architecture is exactly why we created Power.org. We'll continue to work closely with P.A. Semi and other stakeholders within Power.org to inspire future advancements that extend Power Architecture processor technologies."
The first P.A. Semi PWRficient processor, a dual-core, high-performance, low-power chip, which is based on the latest version of the Power Architecture, delivers up to a tenfold increase in performance-per-watt numbers over other chips. P. A. Semi will work closely with IBM to integrate Power Architecture improvements into future versions of its PWRficient processor. This will help ensure that the enormous software ecosystem will easily migrate to the P. A. Semi PWRficient processor family.
More information on P.A. Semi, its founders, the P.A. Semi PWRficient processor family, and its partners appears on the P.A. Semi website at www.pasemi.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Silicon qualified, Ultra-low power Analog Data-Convertors IP Cores (ADCs) available for license to the customers for wide range of IoT applications
- SEMI to License Server Certification Protocol to Help Combat Software Piracy
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Lattice Advances Low Power FPGA Leadership with New Small and Mid-range FPGA Offerings
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications