P.A. Semi Signs Power Architecture License
P.A. Semi Creates PWRficientTM Processor - A Low-Power, High-Performance, 64-bit Scalable Multicore Processor Based on Power ArchitectureTM
Fall Processor Forum – San Jose, Calif. – Oct. 24, 2005 – P.A. Semi, a Silicon Valley startup developing the high-performance, low-power-consumption, PWRficientTM processor for high-performance computing and embedded applications, today announced that it has secured a Power ArchitectureTM license from IBM. Under the agreement, P.A. Semi has licensed the rights to design, manufacture, and sell processors that fully comply with current and future versions of the Power Architecture for the development of its PWRficient processor family—a low-power, high-performance 64-bit scalable processor—also announced today.
"We chose to develop our PWRficient processor on the Power Architecture because of its scalability, high-performance capabilities, and robust community of developers," said P.A. Semi cofounder, president, and CEO Dan Dobberpuhl. "As a founding member of Power.org, our plan is to foster an evolving partnership with IBM and the Power community that will drive innovation now and well into the future."
"The high-performance, low-power PWRficient processor designed by P.A. Semi further underscores the scalability and flexibility of Power Architecture technology," said Tom Reeves, vice president, Semiconductor Products for IBM Systems & Technology. "Helping to facilitate this type of innovation by P.A. Semi in Power Architecture is exactly why we created Power.org. We'll continue to work closely with P.A. Semi and other stakeholders within Power.org to inspire future advancements that extend Power Architecture processor technologies."
The first P.A. Semi PWRficient processor, a dual-core, high-performance, low-power chip, which is based on the latest version of the Power Architecture, delivers up to a tenfold increase in performance-per-watt numbers over other chips. P. A. Semi will work closely with IBM to integrate Power Architecture improvements into future versions of its PWRficient processor. This will help ensure that the enormous software ecosystem will easily migrate to the P. A. Semi PWRficient processor family.
More information on P.A. Semi, its founders, the P.A. Semi PWRficient processor family, and its partners appears on the P.A. Semi website at www.pasemi.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- SEMI to License Server Certification Protocol to Help Combat Software Piracy
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC
- Quintauris and TASKING Partner to Join Forces to Power RISC-V in Automotive
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP