New MOSIS Shared Wafer Service on IBM’s 130nm 8WL Process Makes High-Performance RF Chip Fabrication Affordable
MARINA DEL REY, Calif. -- March 02, 2007 -- MOSIS, a provider of low-cost prototyping and small volume production services for custom ASICs, announces prototype and low volume fabrication access to IBM's fourth generation foundry technology, 8WL, the 130 nanometer (nm) silicon germanium (SiGe) bipolar complementary metal oxide semiconductor (BiCMOS) process. The process uses an emitter width of just 120nm and can be used to produce devices with a threshold frequency of 100GHz. It creates low power devices at lower cost than GaAs technology and has been developed to reduce the cost of mobile consumer products, advance high-bandwidth wireless communications (60GHz Wi-Fi), and enable innovative new applications such as collision-avoidance automobile radar (24GHz and 70GHz).
MOSIS is scheduling multi-project wafer (MPW) runs based on the 8WL process in August and December this year. The organisationâs MPW service means that users only pay proportionally for the actual area of masks and wafers that their designs occupy. The service is ideal for prototyping and for producing up to 1000 samples for either in-house or early customer evaluation.
The 8WL BiCMOS SiGe process supports metal-insulator-metal (MiM) capacitors and a thick-copper metal layer (the OL layer) can be used to make inductors. Supply voltages are 1.2 V for the core and 2.5/3.3 V for I/O.
Depending on the silicon area occupied by the device, the MPW service can be accessed from less than 10% of the price of a dedicated run, for a typical sample quantity of 40 chips. The final cost depends upon the nature of the design. MOSIS also offers packaging and test services.
About MOSIS:
MOSIS is a low-cost prototyping and small-volume production service for VLSI circuit development. Since 1981, MOSIS has fabricated more than 50,000 circuit designs for commercial firms, government agencies, and research and educational institutions around the world. MOSIS provides designers with a single interface to the constantly changing technologies of the semiconductor industry. Mask generation, wafer fabrication, and device packaging are contracted to leading industry vendors. For more information about MOSIS, please visit www.mosis.com.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
- MediaTek Develops Chip Utilizing TSMC’s 2nm Process, Achieving Milestones in Performance and Power Efficiency
- Faraday's IP and SoC Service Helps StorLink's 130nm Dual-CPU Network Processor to Penetrate Networking and Home Market
- ARM Makes Multi-Chip Debug Affordable In End Product
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions