New MOSIS Shared Wafer Service on IBM’s 130nm 8WL Process Makes High-Performance RF Chip Fabrication Affordable
MARINA DEL REY, Calif. -- March 02, 2007 -- MOSIS, a provider of low-cost prototyping and small volume production services for custom ASICs, announces prototype and low volume fabrication access to IBM's fourth generation foundry technology, 8WL, the 130 nanometer (nm) silicon germanium (SiGe) bipolar complementary metal oxide semiconductor (BiCMOS) process. The process uses an emitter width of just 120nm and can be used to produce devices with a threshold frequency of 100GHz. It creates low power devices at lower cost than GaAs technology and has been developed to reduce the cost of mobile consumer products, advance high-bandwidth wireless communications (60GHz Wi-Fi), and enable innovative new applications such as collision-avoidance automobile radar (24GHz and 70GHz).
MOSIS is scheduling multi-project wafer (MPW) runs based on the 8WL process in August and December this year. The organisationâs MPW service means that users only pay proportionally for the actual area of masks and wafers that their designs occupy. The service is ideal for prototyping and for producing up to 1000 samples for either in-house or early customer evaluation.
The 8WL BiCMOS SiGe process supports metal-insulator-metal (MiM) capacitors and a thick-copper metal layer (the OL layer) can be used to make inductors. Supply voltages are 1.2 V for the core and 2.5/3.3 V for I/O.
Depending on the silicon area occupied by the device, the MPW service can be accessed from less than 10% of the price of a dedicated run, for a typical sample quantity of 40 chips. The final cost depends upon the nature of the design. MOSIS also offers packaging and test services.
About MOSIS:
MOSIS is a low-cost prototyping and small-volume production service for VLSI circuit development. Since 1981, MOSIS has fabricated more than 50,000 circuit designs for commercial firms, government agencies, and research and educational institutions around the world. MOSIS provides designers with a single interface to the constantly changing technologies of the semiconductor industry. Mask generation, wafer fabrication, and device packaging are contracted to leading industry vendors. For more information about MOSIS, please visit www.mosis.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
- Faraday's IP and SoC Service Helps StorLink's 130nm Dual-CPU Network Processor to Penetrate Networking and Home Market
- ARM Makes Multi-Chip Debug Affordable In End Product
- Novocell Smartbit Antifuse OTP NVM Memory Validated at IBM Foundry at Processes from 350nm to 130nm
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack