Neural Networks Take on Embedded Vision
Synopsys convolutional neural network coprocessor lowers power for vision processing.
Bernard Cole, EETimes
3/30/2015 03:06 PM EDT
FLAGSTAFF, Ariz. — The growth in embedded vision systems—systems that extract meaning from visual inputs—is driving demand for more performance- and power-efficient vision-processing capabilities. Many companies have risen to respond to this demand: AMD, CEVA, Imagination, Intel, Nvidia, and various ARM licensees. They use a variety of hardware: FPGAs, FPGA/MPU combinations, graphics processing units, and specialized heterogeneous multicore designs optimized for the task.
Now Synopsys Inc. (Mountain View, CA) has released its alternative solution, the DesignWare EV processor core family (shown below), designed to be integrated into an SoC with any of a number of host CPUs, including those from ARM, Intel, Imagination MIPS, PowerPC and others. It currently includes two members, the EV52 and EV54, optimized for vision computing applications. Fabricated using a 28-nanometer process, the EV52 features a dual-core RISC processor based on the company's ARC instruction set, operating at up to 1GHz. The EV54 features a quad-core implementation offering higher performance than the EV52. Both incorporate anywhere from two to eight programmer configurable object detection engine processing elements (PEs).
Related Semiconductor IP
- Imaging and Computer Vision Processor
- Intelligent Vision Processor
- Image signal processor to advance vision systems for IoT and embedded markets
- ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
Related News
- New IBM SyNAPSE Chip Could Open Era of Vast Neural Networks
- Gartner Identifies Think Silicon a "Cool Vendor" in Novel Semiconductors for Neural Networks
- Eta Compute Secures $8 Million Series A Financing to Accelerate Development of the 3rd Generation of Neural Networks
- Synopsys Introduces New embARC Machine Learning Inference Software Library for Power-Efficient Neural Networks
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers