MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC
Karlsfeld September 21, 2004
-- MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC. Following the introduction of the TCP/IP Acceleration Solution, MorethanIP introduces a new System Level IP Core which is designed to achieve an even higher level of integration by implementing Ethernet switching capabilites into FPGA and ASIC.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- MorethanIP, announces several new cores for the Ethernet application space for proprietary 2.5 Gbps Ethernet and an improved Ethernet Switch Core with quality of service support
- Faraday and MorethanIP Enter Partnership for 10GbE/XAUI & IEEE 1588 Ethernet IP Cores for ASICs and Structured ASIC Engagements
- eASIC and MoreThanIP Partner to Deliver Tri-Mode (10/100/1000) Ethernet MAC Solutions for Nextreme Structured ASICs
- Altera, National Semiconductor and MorethanIP Announce First 8-Port Switch Development Board With IEEE 1588 Timing Control
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP