MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC
Karlsfeld September 21, 2004
-- MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC. Following the introduction of the TCP/IP Acceleration Solution, MorethanIP introduces a new System Level IP Core which is designed to achieve an even higher level of integration by implementing Ethernet switching capabilites into FPGA and ASIC.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- MorethanIP, announces several new cores for the Ethernet application space for proprietary 2.5 Gbps Ethernet and an improved Ethernet Switch Core with quality of service support
- Faraday and MorethanIP Enter Partnership for 10GbE/XAUI & IEEE 1588 Ethernet IP Cores for ASICs and Structured ASIC Engagements
- eASIC and MoreThanIP Partner to Deliver Tri-Mode (10/100/1000) Ethernet MAC Solutions for Nextreme Structured ASICs
- Altera, National Semiconductor and MorethanIP Announce First 8-Port Switch Development Board With IEEE 1588 Timing Control
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI