MorethanIP releases the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA
Karlsfeld August 14, 2003 - MorethanIP completes its 10G Ethernet offering, releasing the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA. The 10GBase-R/W PHY combines the MorethanIP proven 10 Gigabit PCS (Physical Coding Sub-Layer) Core with Altera's OC-192 SONET Megacore in a single integrated solution for Altera Stratix devices and lower cost Hardcopy masked solutions.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- Introducing a Versatile 1G Ethernet PHY IP Core with BroadR-Reach™ Technology for Automotive and Industrial Applications
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- 1G Ethernet PHY IP Cores solution for all your Gigabit network applications is available for immediate licensing
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
Latest News
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
- IntoPIX Unleashes Zero‑Latency IP Video Streaming With JPEG XS, IPMX & SMPTE 2110 At NAB Show 2026
- OPENEDGES Advances Commercialization of LPDDR6/5X Memory Subsystem IP, Targeting Next-Generation AI and HPC Markets