MorethanIP releases the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA
Karlsfeld August 14, 2003 - MorethanIP completes its 10G Ethernet offering, releasing the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA. The 10GBase-R/W PHY combines the MorethanIP proven 10 Gigabit PCS (Physical Coding Sub-Layer) Core with Altera's OC-192 SONET Megacore in a single integrated solution for Altera Stratix devices and lower cost Hardcopy masked solutions.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- T2M Unveils Top-Selling Gigabit Ethernet PHY IP Core with Unlimited Usage and Full Modification rights, available for licensing immediately
- Introducing a Versatile 1G Ethernet PHY IP Core with BroadR-Reach™ Technology for Automotive and Industrial Applications
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- 1G Ethernet PHY IP Cores solution for all your Gigabit network applications is available for immediate licensing
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions