MIPS-Chipidea merger's goal: 'virtual' SoCs
(09/03/2007 9:00 AM EDT)
New York
-- MIPS Technologies Inc.'s $147 million acquisition last week of Chipidea Microelectronica S.A., a privately held supplier of analog and mixed-signal intellectual property, advances both companies' ambitions for transforming system-on-chip design.
In today's typical SoC design cycle--which can take a year--the designers decide on a processor and operating system, think through the architecture and work on proprietary technology. But they often postpone decisions on analog components until the eleventh hour, creating an integration gap that leaves analog designers with a host of customization chores at the last minute. The resulting delays can stand in the way of finishing the SoC. "I've seen many customers--even large semiconductor companies-- unable to migrate to the next node, or having to skip an entire generation of technology," John Bourgoin, MIPS' president and CEO, told EE Times.
With the combined forces of MIPS and Chipidea (Lisbon, Portugal), "for the first time in the industry, customers can see a full pool of technologies--the beginning to the end--to design their SoC," said Chipidea CEO José Franca. "This could be a very powerful proposition."
MIPS' bailiwick, of course, is processor cores; Chipidea supplies analog and mixed-signal IP for the wireless, digital consumer and connectivity markets. Gartner Group analyst Christian Heidarson observed that while "MIPS has had a very successful year," it has "still looked like a bit player next to ARM." With the Chipidea acquisition, he said, MIPS strengthens its IP arsenal to mount a challenge to its dominant rival.
The deal is "huge news for the IP industry," Heidarson said. "The market for design IP is consolidating very rapidly. This market doesn't look good for startups. Unless you have strong patents and a genuinely unique and valuable technology, the design service business model is probably a better idea."
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related News
- Fast Processor Models of MIPS Warrior Cores Released by Imperas and Open Virtual Platforms
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- Merger of the IP Licensing business of DSP Group and Parthus Technologies
- Merger of the IP Licensing Business of DSP Group and Parthus Technologies - Satisfaction of Irrevocable Undertaking Pre-Condition
Latest News
- SiMa.ai Raises $85M to Scale Physical AI, Bringing Total Funding to $355M
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings
- Creonic Releases DVB-S2X Demodulator Version 6.0 with Increased Bitwidth and Annex M Support
- Arm Q1 FYE26 Revenue Exceeds $1 Billion for Second Consecutive Quarter
- 1‑VIA Expands Globally with New India R&D Office in Pune to Accelerate Innovation in Data Center Connectivity