M31 Offers Low-Voltage and Low-Power Physical IP Solutions for TSMC 55ULP Technology Targeting IoT Applications
Hsinchu, Taiwan -- March 31, 2015 — M31 Technology, a global silicon intellectual property (SIP) provider, today announced the availability of its low-voltage and low-power physical IP solutions on TSMC 55nm ultra-low power process technology. The platform provides system-on-a-chip (SoC) designers with significantly competitive low-power advantages for Internet of Things (IoT) applications.
IoT products include wearables, robotic equipment and even machine-to-machine automatic control systems. To support sustained operation for handheld products, designers need SoCs with complex data processing capabilities and low power consumption.
Today’s M31 IP products on TSMC 55nm ultra-low power process technology include “High Density Standard Cell Library,” “General Purpose Standard Cell Library,” “One Port Register File SRAM Compiler,” “Single Port SRAM Compiler,” “Dual Port SRAM Compiler,” “Two Port SRAM Compiler,” and “Via ROM Compiler.” M31 provides high-density, low-voltage and low-power standard cell libraries with power management kit (PMK), and memory compilers with power management modes including standby mode, retention mode, and power shutdown mode to enable IoT low-voltage and low-power designs. The deliverables contain Front-End models (FE), Back-End models (BE) and Graphical User Interface (GUI) to aid designers in IC chip integration.
“TSMC has launched the foundry segment’s first and most comprehensive ultra-low power technology platform aimed at a wide range of applications for the rapidly evolving Internet of Things (IoT) and wearable device markets,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. “We welcome innovative IP to support this platform from partners such as M31 that allows us to expand TSMC’s comprehensive design ecosystem and accelerate our customers’ time-to-market.”
“Through TSMC’s ULP process technology, our IPs reduced 50% of dynamic power consumption and 75% of static power consumption,” said H.P. Lin, M31 Technology’s Chairman. “This is exactly what the IoT market requires for success, and we look forward to continuing our collaboration with TSMC.”
M31 provides IP solutions for various TSMC process technologies that surpass chip density and low power consumption requirements. Specialization areas for M31 include:
- Dual-rail memory architecture:A separate memory core power from peripheral power for dynamic voltage frequency scaling (DVFS) on products with low dynamic operation power.
- Low VCCMIN memory compiler:M31 creatively developed internal read/write sub-circuitry enabling memory to operate at low voltage for low-voltage and low-power applications.
- Power gating:For products that require long stand-by power, a power gating technique saving static leakage power consumption with power management modes is provided.
M31 provides unique solutions for low power design needs for multiple process technologies to satisfy the requirements of low voltage supply and low power consumption.
---
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Ceva Introduces Wi-Fi 7 1x1 Client IP to Power Smarter, More Responsive AI-Enabled IoT Devices and Emerging Physical AI Systems
- M31 Completes the Comprehensive Physical IP Platform on TSMC 22nm Process
- M31 Announces New 12nm Digital PLL IP to Drive the Benefits of IoT Clock Technology
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
Latest News
- SoftBank Corp. Subsidiary SAIMEMORY and Intel Collaborate to Commercialize Next-generation Memory Technology
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- Attopsemi Scales I-fuse® Technology to 7nm FinFET following 12nm Silicon Success
- Nuclei Announces Strategic Global Expansion to Accelerate RISC-V Adoption in 2026
- Semidynamics Unveils 3nm AI Inference Silicon and Full-Stack Systems