Juniper Networks Adopts Jasper Formal Technology to Mitigate Design and Verification Risk
Mountain View, Calif, - February 7, 2012 -- Jasper Design Automation, the leading provider of verification solutions based on formal technology, today announced that Juniper Networks has adopted JasperGold® formal technology for verification and design flows. “We selected Jasper’s solutions because of the clear advantages their tools and products offer over other options,” said Sanjeev Kumar, ASIC senior manager at Juniper Networks. “We quickly recognized the value and quality improvements that Jasper’s unique formal products can bring to our high-performance network products.”
Juniper was able to load in its design, write properties, and begin using Jasper’s unique formal techniques quickly. The Jasper Visualize™ feature allowed Juniper to thoroughly comprehend designs and swiftly correct any errors that were found.
“Being able to visualize RTL early in the design cycle, even without a need for a testbench, was key to our decision,” added Kumar. “The remarkably intuitive and easy-to-use interactive debugging capabilities that Jasper provides will allow us to speed up design exploration and thus reduce design errors and market timing risks.”
“Juniper’s adoption of our products is a testament to the time-to-market benefits that our solutions offer,” said Kathryn Kranen, President and CEO of Jasper Design Automation. “We look forward to partnering with Juniper to make Jasper formal technology a standard part of their design and verification flow in the future.”
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics. Jasper technology has been an integral part of over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity; and accelerate time to market.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Jasper Extends Formal Verification Technology Lead With Four New Patents
- Jasper, AMD Ink Long-Term Formal Verification Deal
- ARM Selects Jasper for Formal Verification of IP
- Jasper Design Automation Introduces Multi-Proof JasperCore For Powerful, Scalable Formal Verification Deployment
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI