Juniper Networks Adopts Jasper Formal Technology to Mitigate Design and Verification Risk
Mountain View, Calif, - February 7, 2012 -- Jasper Design Automation, the leading provider of verification solutions based on formal technology, today announced that Juniper Networks has adopted JasperGold® formal technology for verification and design flows. “We selected Jasper’s solutions because of the clear advantages their tools and products offer over other options,” said Sanjeev Kumar, ASIC senior manager at Juniper Networks. “We quickly recognized the value and quality improvements that Jasper’s unique formal products can bring to our high-performance network products.”
Juniper was able to load in its design, write properties, and begin using Jasper’s unique formal techniques quickly. The Jasper Visualize™ feature allowed Juniper to thoroughly comprehend designs and swiftly correct any errors that were found.
“Being able to visualize RTL early in the design cycle, even without a need for a testbench, was key to our decision,” added Kumar. “The remarkably intuitive and easy-to-use interactive debugging capabilities that Jasper provides will allow us to speed up design exploration and thus reduce design errors and market timing risks.”
“Juniper’s adoption of our products is a testament to the time-to-market benefits that our solutions offer,” said Kathryn Kranen, President and CEO of Jasper Design Automation. “We look forward to partnering with Juniper to make Jasper formal technology a standard part of their design and verification flow in the future.”
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics. Jasper technology has been an integral part of over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity; and accelerate time to market.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Jasper Extends Formal Verification Technology Lead With Four New Patents
- Jasper, AMD Ink Long-Term Formal Verification Deal
- ARM Selects Jasper for Formal Verification of IP
- Jasper Design Automation Introduces Multi-Proof JasperCore For Powerful, Scalable Formal Verification Deployment
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs