How Will 5G Advanced Change RF Design?
By Gina Roos, EETimes (June 26, 2023)
The next transformation in cellular networks, 5G Advanced, will bring higher bandwidth, lower latency and higher energy efficiency to applications like enhanced mobile broadband, massive IoT and edge computing. While these are big benefits for mobile network operators, it is causing RF and component design challenges.
“There will be some new challenges in RF front-end [RFFE] component design for infrastructure due to increased instantaneous bandwidths and higher-frequency bands in FR3 that may be used to meet the ever-increasing bandwidth needs,” said Jeff Gengler, director of RF applications engineering at Qorvo Inc.
“On the component design side, increased integration within modules will significantly help address optimization and consistency of performance over more challenging specifications,” Gengler added. “Increased integration allows for more of the combined system to be tested and validated by the component provider. Integration decreases the size of the solution, which helps reduce cost and helps meet requirements for tighter array pitch at higher frequencies.”
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related News
- How Will Deep Learning Change SoCs?
- 64-bit MIPS Warrior core will change the game for CPUs from mobile devices to datacenter servers
- How Apple will dodge an Imagination lawsuit
- SDR RF IP, 100MHz-2.6GHz, for ultra-low power applications from IoT, M2M to 5G available from T2MIP
Latest News
- Arm vs. RISC-V: Same DNA, Different Flight Paths
- How EdgeQ Is Building India’s First Unified 5G + AI SoC
- UMC Introduces 55nm BCD Platform to Elevate Power Efficiency for Smartphones, Consumer Electronics, and Automotive Applications
- SmartDV Announces Multiple Customer Licenses for MIPI® SoundWire® I3S℠ 1.0 IP Portfolio
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions