FinFET's Father Forecasts Future
Meet the negative-capacitance FET
Rick Merritt, EETimes
4/1/2016 09:11 AM EDT
SANTA CLARA, Calif.—Don’t worry about the end of Moore’s law, there are plenty of good ideas on the semiconductor road map, according to Chenming Hu, a university researcher credited as being the father of the FinFET.
Hu described new transistor concepts that could fuel the chip industry for decades in a talk at the annual Synopsys Users Group event here. His presentation came a day after the company’s chief executive expressed similar optimism, citing progress in software design tools.
“I really mean it when I say this industry goes on another 100 years, in part because there are no alternatives and the world needs us,” Hu told an audience of several hundred chip designers here
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- LSI Logic sets revenues record; CEO forecasts even higher growth
- Chip industry growth forecasts remain mixed
- Transmeta Reports 2005 First Quarter Results; Forecasts Accelerated Achievement Of Cash Flow Target
- NEC Electronics Announces Forecast of First Quarter Financial Results and Revisions to Interim and Full-Year Forecasts
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost