Dolphin Design unveils SPIDER, a turnkey platform to accelerate the design of energy efficient power management systems
Grenoble, France – June 1st, 2020 - Battery-operated IoT devices must handle increasingly complex low-power schemes to ensure they can demonstrate high power-efficiency during sleep and operation modes. Embedded power management is a critical functionality that controls and sequences the way the energy is distributed to each block in the circuit. However, it requires an in-depth and transversal technical expertise from architecture to design, and can drastically slow down the conventional design cycle and increase the risk of silicon failure.
Leveraging their state-of-the-art IP portfolio and unique expertise in power network architecture, Dolphin Design has conceived SPIDER, a turnkey platform to accelerate the design of energy efficient power management systems. Seamlessly customizable to any application requirements and scalable to any SoC complexity, SPIDER brings together:
- Customizable analog & mixed-signal power management IPs: low-leakage and low quiescent voltage regulators, oscillators and power gating IPs, which are tailored to maximize energy efficiency in both sleep and active modes. They are built to work together and can easily be configured to match any application requirements.
- MAESTRO, a CPU-less power controller combining high configurability and ultra-low power consumption that works hand-in-hand with the power management IP family. It controls power mode sequencing and seamlessly manages retention, power gating and isolation strategies. MAESTRO is delivered as a configurable RTL IP that makes it compatible with any process node and scalable to any SoC architecture.
- PowerStudio, system-level utilities for fast power architecture, design and integration. Compatible with any process node and already pre-configured with the IP portfolio, it provides a single cockpit to build a coherent power network within the application’s constraints. From early power architecture exploration to RTL/UPF low-power flow enablement, when combined with MAESTRO, PowerStudio standardizes and accelerates power management design flow.
SPIDER platform provides a unique solution in the market and helps fabless companies to:
- Accelerate their time-to-market by designing a power management system in weeks, not months. SoC performances and PPA results can be assessed in days, not weeks
- Achieve ultimate energy efficiency with a state-of-the-art IP portfolio enabling innovative power management techniques
- Embed more functionalities with a customizable platform scalable to any SoC complexity
- Secure their silicon with a standardized and predictable power management flow
SPIDER is currently being used to enable ULP MCU and IoT tape-outs in 65/55 nm, 40 nm and 22 nm low-power process nodes (including FD-SOI and bulk technologies) and will soon be extended to FinFet.
Design an energy efficient power management system in weeks, not months. Do more, with less energy. Adopt SPIDER.
About Dolphin Design
Headquartered in France, Dolphin Design, previously known as Dolphin Integration, is a semiconductor company employing 160 people, including 140 highly qualified engineers.
They provide differentiating platform solutions built on state-of-the-art IPs and architectures, customized by unique system level utilities to deliver fast and securely ASICs, either designed by or for their clients. These platforms are available for various technological processes and optimized for Energy Efficient SoC Design.
Alongside of their clients, now exceeding 500 companies, they focus on human, inventive and long-term collaboration to enable them to bring products and devices, powered by innovative and accessible integrated circuits that minimize environmental impact, to the hands of billions of people everyday. In consumer markets including IoT, AI and 5G, and in high reliability markets, they unleash SoC designer creativity to deliver differentiation.
Tell them your biggest dream. Dare the impossible. They tech it on.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Dolphin Design unveils its innovative Energy Efficient Platforms, complete turnkey solutions for competitive SoC designs
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Enosemi and GlobalFoundries announce the availability of silicon-validated electronic-photonic design IP available in the GF Fotonix platform
- SigmaSense Teams Up with Dolphin Design to Deliver Power Efficiency in their Advanced SDC300 Touch Controller
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack