ISSCC panel sees challenges at 20-nm
Mark LaPedus, EETimes
2/23/2011 9:02 PM EST
During a panel session at the 2011 International Solid-State Circuits Conference (ISSCC) here, IBM, Globalfoundries and TSMC all agreed that they would extend planar bulk CMOS to the 22-/20-nm node. In other words, don’t expect foundries to embrace FinFETs, fully depleted SOI, multi-gate transistors or other newfangled structures at 22-/20-nm.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Standards group VSIA focuses on adoption challenges
- SIA road map defines performance-SoC challenges
- Object-based video coding challenges MPEG
- Verisity, 0-In and Novas Announce Strategic 'VPA' Collaboration to Address Nanometer SoC Verification Challenges
Latest News
- EnSilica selected for UK CHERI Adoption Collective
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows