ISSCC panel sees challenges at 20-nm
Mark LaPedus, EETimes
2/23/2011 9:02 PM EST
SAN FRANCISCO – After some debate, there is finally some consensus at the 22-/20-nm logic node-at least among leading-edge foundries.
During a panel session at the 2011 International Solid-State Circuits Conference (ISSCC) here, IBM, Globalfoundries and TSMC all agreed that they would extend planar bulk CMOS to the 22-/20-nm node. In other words, don’t expect foundries to embrace FinFETs, fully depleted SOI, multi-gate transistors or other newfangled structures at 22-/20-nm.
To read the full article, click here
Related Semiconductor IP
- Lightweight and Configurable Root-of-Trust Soft IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
Related News
- Visit Quadric at CES to Discover the GPNPU that Solves The Biggest ML Inference Chip Design Challenges
- intoPIX Solutions Tackle the Biggest Challenges in Automotive Imaging at ADAS & Autonomous Vehicle Expo 2024
- Standards group VSIA focuses on adoption challenges
- SIA road map defines performance-SoC challenges
Latest News
- TSMC Reports First Quarter EPS of NT$13.94
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- Using UDE® to test virtual automotive RISC-V prototypes from Infineon
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- ASML targeted in latest round of US tariffs