Cadence Next-Generation Virtuoso Platform Deployed by STMicroelectronics for SmartPower Technologies
San Jose, Calif., 01 Jun 2016 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that STMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronics applications, has qualified and actively deployed the next-generation Cadence® Virtuoso® platform for its SmartPower technologies. The latest Virtuoso platform successfully enabled ST design engineers to improve custom routing quality and performance and significantly reduce block-planning and pin-optimization time using special pin groups and guide constraints.
For more information on the next-generation Virtuoso platform, please visit www.cadence.com/news/st.
In addition to its successes in such areas as sensors, microcontrollers and applications for the Internet of Things (IoT), ST is a worldwide leader in BCD (Bipolar, CMOS, DMOS) Smart Power technologies, utilized to develop ICs for automotive, power management, industrial, consumer and healthcare applications. To address the myriad of complex challenges that come with the development of these types of applications, ST turned to the next-generation Virtuoso platform to improve layout design automation without compromising the highest level of quality and reliability. Furthermore, the mixed-signal design interoperability between the Virtuoso platform and the Cadence InnovusÔ Implementation System offers best-in-class floorplanning, pin-optimization and implementation flows that led to a reduction in turnaround time.
In addition to qualifying the next-generation Virtuoso platform for its SmartPower technologies, the ST SmartPower Technology R&D (TR&D) team has also updated its design kits to support the latest Virtuoso platform for production use. This platform also includes the Virtuoso Layout Suite for Electrically Aware Design.
“We have been longtime users of the Virtuoso platform and have a very large user community that trusts the platform to drive the delivery of dozens of production tapeouts each year,” said Pier Luigi Rolandi, director of TR&D Smart Power Design Enablement at STMicroelectronics. “Layout design automation needs to be done in a way that is very seamless to the end user while maintaining highest level of quality, and the next-generation Virtuoso platform does just that. The new platform also enables us to improve designer productivity and effectiveness to ensure that our teams can meet aggressive time-to-market goals.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
Related News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
- Cadence AI-Powered Virtuoso Studio Supports RF and mmWave Design Reference Flows for TSMC N16RF, N6RF and N4PRF
Latest News
- SEMI Reports Global Silicon Wafer Shipments to Rebound 5.4% in 2025, with New Record Expected by 2028
- Intel Eyeing AI Catchup in Inference with SambaNova Acquisition
- ADTechnology Collaborates with Euclyd to Develop Ultra-Efficient AI Chip for Datacenters
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4