Bluespec Joins The SPIRIT Consortium to Advance IP Reuse Interoperability Standards for SoC Design
EDA Company Adds ESL Synthesis Expertise to Further Standards Development
Waltham, Mass. – January 17, 2006– Bluespec Inc., developer of the only ESL synthesis toolset for control logic and complex datapaths in chip design, has joined The SPIRIT Consortium with the goal to advance interoperability standards for intellectual property (IP) reuse in system-on-chip (SoC) design.
Bluespec’s decision to become a member of The SPIRIT Consortium, a global organization focused on establishing multi-faceted IP/tool integration standards that drive sustainable growth in electronic design, was due to The Consortium’s design reuse standardization efforts. “We’re active promoters of design reuse and interoperability,” says George Harper, Bluespec’s vice president of marketing, who notes that its underlying synthesis technology automates many aspects of reuse. “We are eager to contribute our expertise to The SPIRIT Consortium.”
Adds Ralph von Vignau, chairman of The SPIRIT Consortium: “The Consortium welcomes Bluespec. Their understanding of the flow from ESL design to implementation will be helpful to the Consortium as we extend our current specification to cover comprehensive interoperability between tools and support of ESL.”
About Bluespec
Bluespec, Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to significantly reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling 781-250-2200.
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Standards Organizations Accellera and The SPIRIT Consortium Complete Merger
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- SPIRIT Consortium drives IP re-use and interoperability with release of specification
- Bluespec Sets New Direction for IP Design, Reuse
Latest News
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions
- Global Semiconductor Sales Increase 29.8% Year-to-Year in November
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract