Bluespec Joins The SPIRIT Consortium to Advance IP Reuse Interoperability Standards for SoC Design
EDA Company Adds ESL Synthesis Expertise to Further Standards Development
Waltham, Mass. – January 17, 2006– Bluespec Inc., developer of the only ESL synthesis toolset for control logic and complex datapaths in chip design, has joined The SPIRIT Consortium with the goal to advance interoperability standards for intellectual property (IP) reuse in system-on-chip (SoC) design.
Bluespec’s decision to become a member of The SPIRIT Consortium, a global organization focused on establishing multi-faceted IP/tool integration standards that drive sustainable growth in electronic design, was due to The Consortium’s design reuse standardization efforts. “We’re active promoters of design reuse and interoperability,” says George Harper, Bluespec’s vice president of marketing, who notes that its underlying synthesis technology automates many aspects of reuse. “We are eager to contribute our expertise to The SPIRIT Consortium.”
Adds Ralph von Vignau, chairman of The SPIRIT Consortium: “The Consortium welcomes Bluespec. Their understanding of the flow from ESL design to implementation will be helpful to the Consortium as we extend our current specification to cover comprehensive interoperability between tools and support of ESL.”
About Bluespec
Bluespec, Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to significantly reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling 781-250-2200.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Standards Organizations Accellera and The SPIRIT Consortium Complete Merger
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Arteris Interconnect IP Selected by VeriSilicon for High-Performance SoC Design
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing