Barcelona Accelerates IP Creation with New Op Amp Engine
Picasso™ Class Building Block Engines added to Barcelona’s IP Portfolio
Newark, Calif., January 14, 2003 - Barcelona Design Inc., the leading provider of synthesizable full-custom analog IP, today announced the release of a new IP product, the Picasso™ Class Building Block Engines. The first engine to be released in this class, the Picasso BOAS11-18 Op Amp Engine has been shipped to a leading consumer electronics provider in Japan, and is based on extensive silicon results of both standalone op amps and more complex components.
The Picasso BOAS11-18 Op Amp Engine works with the Prado™ Synthesis Platform to synthesize fully customized, tapeout-ready operational amplifiers, a key building block for all types of analog circuits including voltage regulators, phase-locked loops (PLLs) and data converters. With the ability to choose from ten different op amp topologies or architectures, chip designers can produce optimal designs in a matter of minutes rather than weeks.
The majority of analog design flows lack automation, leaving highly skilled designers to iterate manually towards a solution in several phases of the move from idea to implementation, thus resulting in delayed production cycles. Barcelona Design's synthesizable, full-custom analog circuit IP solutions enable digital and analog engineers to create optimized mixed-signal components and achieve dramatically faster design times.
"The Picasso Op Amp Engine is an important addition to our product portfolio. Barcelona is thrilled that yet another major electronics firm has chosen to adopt our IP technology," said Peter Santos, vice president of Marketing and Business Development at Barcelona. "We are at the forefront of an important shift in our industry. Barcelona’s customized analog IP solution eliminates the need for painstaking, time-intensive iterations and allows designers a high-level of productivity, resulting in dramatically faster time to market."
The Picasso Op Amp Engine offers support for 0.18 µm CMOS processes. It provides a choice of ten different single-ended topologies targeted for low noise, high gain, and loop bandwidths approaching 1 GHz. Optimization objectives for this engine include power, unity gain bandwidth and area. The engine is well suited to use in applications such as DVDs, wireless phones & LANs, and ethernet-based systems.
The Picasso BOAS11 –18 Engine is compatible with all versions of Barcelona’s Prado Synthesis Platform, and is currently available. For more information, contact Barcelona at 510-897-1800 or send an email to info@barcelonadesign.com.
About Barcelona Design, Inc.
Barcelona Design is the leading supplier of synthesizable full-custom analog circuits, offering unique semiconductor intellectual property complemented by powerful design technology. Barcelona was founded in 1999 by CTO Dr. Mar Hershenson and Stanford University professor Dr. Stephen Boyd as a result of their research on the application of convex optimization mathematics to analog circuit design. The firm’s analog circuit solution enables electronics companies to implement complex intellectual property (IP) instances radically faster than ever before. The company has proven its technology with working silicon, and has demonstrated market acceptance of its innovative approach by winning key customers. Barcelona has secured financing from leading venture capitalists including, Crosslink Capital, Sequoia Capital and Foundation Capital. The firm is headquartered in Newark, CA. For more information please visit www.barcelonadesign.com.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- M31 Technology: Strong Momentum in Advanced Nodes as 2nm IP Adoption Accelerates – Steady Growth in H1
- BSC presents Sargantana, the new generation of the first open-source chips designed in Spain
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Is the world ready for Platypus, Zero ASIC’s open eFPGA IP? CEO Andreas Olofsson is betting that the answer is “Yes”
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions