ARASTU SYSTEMS launches a Comprehensive Low Power Verification Suite for the LPDDR4 Memory
February 18th, 2016, San Jose, CA - Arastu Systems, a company that specializes in developing products in the Memory and Networking area, today announced its comprehensive Low Power Verification Suite which is fully compliant to JEDEC standard JESD209-4A and provides an effective way to verify the LPDDR4 based ASIC and FPGA system.
Arastu’s Low Power Verification Suite includes,
- SystemC based LPDDR4 DRAM Memory Model that provides per channel transaction to facilitate faster debug and can be readily used by Software Developers
- SystemC based LPDDR4 DFI PHY Functional Model that is fully compliant to DFI4.0 specifications
- SystemVerilog based LPDDR4 DRAM Bus Monitor which checks DRAM Bus as per the JESD209-4A specifications and provides guidance to the Memory Controller to improve Bus Performance
The entire suite easily integrates in any verification environment and is compatible with all major EDA tools. It provides customers the control to check for standard and non-standard erroneous scenarios.
“Addressing the new DRAM Memory market requires fresh thinking, we are carving that path with a proactive approach,” said Umesh Patel, Founder & CEO of Arastu Systems. “With our flexible licensing models and customization services, we look forward to assist our customers with their System on Chip (SoC) designs.”
In order to request for more information, reach us at marcom@arastusystems.com
About Arastu Systems:
Arastu Systems is a new age technology company focused at delivering customized IP products and related services in the memory and networking area. The company provides a comprehensive solution with its robust and flexible DRAM products that enable customers meet their specific memory needs. Moreover, Arastu also offers Ethernet solutions that caters to applications with low latency requirements. Arastu Systems understands the customer’s pain points and therefore believe in forging relationships by providing customized solutions to meet their requirements. The company is based in San Jose, California and also has a design center in Ahmedabad, India. For more information, please visit our website at www.arastusystems.com
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Arastu Systems announces DFI 4.0 compatible and validated LPDDR4 DRAM Memory Controller
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- Efinix® Titanium Ti180 FPGAs Now Available with LPDDR4x Memory, Delivering High-Speed, Energy Efficient Solutions for Space-Saving Intelligent Systems
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications